summaryrefslogtreecommitdiff
path: root/test/CodeGen/Mips/fcopysign-f32-f64.ll
blob: 695431a5ab6074c679957da892c90ea01c558b60 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
; RUN: llc  < %s -verify-machineinstrs -march=mips64el -mcpu=mips4 \
; RUN:   -target-abi=n64 | FileCheck %s -check-prefixes=ALL,64
; RUN: llc  < %s -verify-machineinstrs -march=mips64el -mcpu=mips64 \
; RUN:   -target-abi=n64 | FileCheck %s -check-prefixes=ALL,64
; RUN: llc  < %s -verify-machineinstrs -march=mips64el -mcpu=mips64r2 \
; RUN:   -target-abi=n64 | FileCheck %s -check-prefixes=ALL,64R2

declare double @copysign(double, double) nounwind readnone

declare float @copysignf(float, float) nounwind readnone

define float @func2(float %d, double %f) nounwind readnone {
entry:
; ALL-LABEL: func2:

; 64-DAG: lui  $[[T0:[0-9]+]], 32767
; 64-DAG: ori  $[[MSK0:[0-9]+]], $[[T0]], 65535
; 64-DAG: and  $[[AND0:[0-9]+]], ${{[0-9]+}}, $[[MSK0]]
; 64-DAG: dsrl $[[DSRL:[0-9]+]], ${{[0-9]+}}, 63
; 64-DAG: sll  $[[SLL0:[0-9]+]], $[[DSRL]], 0
; 64-DAG: sll  $[[SLL1:[0-9]+]], $[[SLL0]], 31
; 64:     or   $[[OR:[0-9]+]], $[[AND0]], $[[SLL1]]
; 64:     mtc1 $[[OR]], $f0

; 64R2: dextu ${{[0-9]+}}, ${{[0-9]+}}, 63, 1
; 64R2: ins  $[[INS:[0-9]+]], ${{[0-9]+}}, 31, 1
; 64R2: mtc1 $[[INS]], $f0

  %add = fadd float %d, 1.000000e+00
  %conv = fptrunc double %f to float
  %call = tail call float @copysignf(float %add, float %conv) nounwind readnone
  ret float %call
}

define double @func3(double %d, float %f) nounwind readnone {
entry:
; ALL-LABEL: func3:

; 64:     mfc1    $[[MFC:[0-9]+]], $f13
; 64:     daddiu  $[[R1:[0-9]+]], $zero, 1
; 64:     dmfc1   $[[R0:[0-9]+]], ${{.*}}
; 64:     dsll    $[[R2:[0-9]+]], $[[R1]], 63
; 64:     daddiu  $[[R3:[0-9]+]], $[[R2]], -1
; 64:     and     $[[AND0:[0-9]+]], $[[R0]], $[[R3]]
; 64:     srl     $[[SRL:[0-9]+]], $[[MFC:[0-9]+]], 31
; 64:     dsll    $[[DSLL:[0-9]+]], $[[SRL]], 63
; 64:     or      $[[OR:[0-9]+]], $[[AND0]], $[[DSLL]]
; 64:     dmtc1   $[[OR]], $f0

; 64R2: ext   ${{[0-9]+}}, ${{[0-9]+}}, 31, 1
; 64R2: dinsu $[[INS:[0-9]+]], ${{[0-9]+}}, 63, 1
; 64R2: dmtc1 $[[INS]], $f0

  %add = fadd double %d, 1.000000e+00
  %conv = fpext float %f to double
  %call = tail call double @copysign(double %add, double %conv) nounwind readnone
  ret double %call
}