summaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM/pr34045-2.ll
blob: 94bc3ea3e4fc0f417c668601266e08c7d4bbabf5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
; RUN: llc < %s -mtriple thumbv7 | FileCheck %s

define hidden void @foo(i32* %ptr, i1 zeroext %long_blocks) {
entry:
; This test is actually checking that no cycle is introduced but at least we
; want to see one umull.
; CHECK: umull
  %0 = load i32, i32* %ptr, align 4
  %conv.i.i13.i = zext i32 %0 to i64
  %mul.i.i14.i = mul nuw nsw i64 %conv.i.i13.i, 18782
  %1 = load i32, i32* undef, align 4
  %conv4.i.i16.i = zext i32 %1 to i64
  %add5.i.i17.i = add nuw nsw i64 %mul.i.i14.i, %conv4.i.i16.i
  %shr.i.i18.i = lshr i64 %add5.i.i17.i, 32
  %add10.i.i20.i = add nuw nsw i64 %shr.i.i18.i, %add5.i.i17.i
  %conv11.i.i21.i = trunc i64 %add10.i.i20.i to i32
  %x.0.neg.i.i26.i = sub i32 -2, %conv11.i.i21.i
  %sub.i.i27.i = add i32 %x.0.neg.i.i26.i, 0
  store i32 %sub.i.i27.i, i32* %ptr, align 4
  br label %while.body.i

while.body.i:                                     ; preds = %while.body.i, %entry
  br label %while.body.i
}