summaryrefslogtreecommitdiff
path: root/test/CodeGen/AArch64/live-interval-analysis.mir
blob: 93dfcf507fff39353aa3947f7e452b66f477d564 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
# RUN: llc -o /dev/null %s -mtriple=aarch64-darwin-ios -run-pass=liveintervals -debug-only=regalloc -precompute-phys-liveness 2>&1 | FileCheck %s
# REQUIRES: asserts
--- |
  define void @reserved_reg_liveness() { ret void }
...
---
# CHECK-LABEL: ********** INTERVALS **********
# W29 is reserved, so we should only see dead defs
# CHECK-DAG: W29 [32r,32d:{{[0-9]+}})[64r,64d:{{[0-9]+}})
# For normal registers like x28 we should see the full intervals
# CHECK-DAG: W28 [0B,16r:{{[0-9]+}})[32r,48r:{{[0-9]+}})[48r,48d:{{[0-9]+}})
# CHECK: # End machine code for function reserved_reg_liveness.
name: reserved_reg_liveness
tracksRegLiveness: true
body: |
  bb.0:
    liveins: %x28
    %6 : xseqpairsclass = COPY %x28_fp
    %x28_fp = COPY %6
    %x28 = COPY %x28
    %fp = COPY %fp
...