summaryrefslogtreecommitdiff
path: root/test/MC
AgeCommit message (Expand)Author
2018-02-16Merging r325139:Hans Wennborg
2018-02-12Merging r324772:Hans Wennborg
2018-01-30Merging r323469:Hans Wennborg
2018-01-30Merging r322108, r322123 and r322131:Hans Wennborg
2018-01-22Merging r323034:Hans Wennborg
2018-01-17Merging r322623:Hans Wennborg
2017-12-31[MC] - Stop ignoring invalid meta data symbols.George Rimar
2017-12-29[AMDGPU][MC] Incorrect parsing of flat/global atomic modifiersDmitry Preobrazhensky
2017-12-29Fix incorrect operand sizes for some MMX instructions: punpcklwd, punpcklbw a...Andrew V. Tischenko
2017-12-28Fix tests after move to utohexstr.Benjamin Kramer
2017-12-28[X86][PREFETCH]: Adding full coverage of MC encoding for the PREFETCH isa set...Gadi Haber
2017-12-27A special test to demonstrate debug logging for asm matcher.Andrew V. Tischenko
2017-12-27[X86][RD]: Adding full coverage of MC encoding for RD isa sets.<NFC>Gadi Haber
2017-12-26It's a fix for Bug 35741 - can't use comments after x86 prefixes.Andrew V. Tischenko
2017-12-25[MC] - Disallow invalid section groups declarations.George Rimar
2017-12-24[MC] - Teach llvm-mc to handle comdats whose names are numbers.George Rimar
2017-12-22[WebAssembly] MC: Fix for address taken aliasesSam Clegg
2017-12-22[AMDGPU][MC] Corrected handling of negative expressionsDmitry Preobrazhensky
2017-12-22[AMDGPU][MC] Corrected parsing of optional operands for ds_swizzle_b32Dmitry Preobrazhensky
2017-12-22[AMDGPU][MC] Added support of 256- and 512-bit tuples of ttmp registersDmitry Preobrazhensky
2017-12-22[X86] Add prefetchwt1 instruction and overhaul priorities and isel enabling f...Craig Topper
2017-12-21[mips] Fix the invalid EVA testSimon Dardis
2017-12-21[ARM] Armv8-R DFB instructionSam Parker
2017-12-21[WebAssembly] Fix local references to weak aliasesSam Clegg
2017-12-20[AMDGPU, AsmParser] Enable the mnemonic spell corrector.Matt Arsenault
2017-12-20[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2Sander de Smalen
2017-12-20[AArch64] Asm: Fix parsing of register aliases that have a name starting with...Sander de Smalen
2017-12-20[AArch64] CCSIDR2 system registerSam Parker
2017-12-20[X86][CLFLUSH]: Adding full coverage of MC encoding for the CLFLUSH isa sets....Gadi Haber
2017-12-18Add test for .req directive starting with 'p'Reid Kleckner
2017-12-18[X86] Don't use NOPL when the assembler is passed an empty CPU string. Update...Craig Topper
2017-12-18Revert "[AArch64][SVE] Asm" changes, they broke libjpeg_turboReid Kleckner
2017-12-18[AArch64][SVE] Asm: Improve diagnostics further when +sve is not specifiedSander de Smalen
2017-12-18[TableGen][AsmMatcherEmitter] Only choose specific diagnostic for enabled ins...Sander de Smalen
2017-12-18[AArch64][SVE] Asm: Add ZIP1/ZIP2 instructions (predicate/data vectors)Sander de Smalen
2017-12-18[AArch64][SVE] Asm: Add SVE predicate register definitions and parsing supportSander de Smalen
2017-12-18AArch64: work around how Cyclone handles "movi.2d vD, #0".Tim Northover
2017-12-16[PowerPC, AsmParser] Enable the mnemonic spell correctorHal Finkel
2017-12-15[X86] Fix XSAVE64 and similar instructions to not be allowed by the assembler...Craig Topper
2017-12-15[RISCV] Change shift amount operand of RVC shift instructions to uimmlog2xlen...Alex Bradbury
2017-12-15[RISCV] Enable emission of alias instructions by defaultAlex Bradbury
2017-12-15[WebAssembly] Implement @llvm.global_ctors and @llvm.global_dtorsSam Clegg
2017-12-14[MC] Allow .file directives to be out-of-orderPaul Robinson
2017-12-14[X86][AVX][AVX2]: Adding full coverage of MC encoding for the AVX, AVX2 isa s...Gadi Haber
2017-12-14Re-commit: [TableGen] AsmMatcher: Fix bug with reported diagnostic for operand.Sander de Smalen
2017-12-14[X86][AES]: Adding full coverage of MC encoding for the AES and AVXAES isa se...Gadi Haber
2017-12-14MC/AsmPrinter: Reduce code duplication.Matthias Braun
2017-12-14MC: Add support for mach-o build_versionMatthias Braun
2017-12-13[WebAssembly] Use bitfield types in wasm YAML representationSam Clegg
2017-12-13AMDGPU: Partially fix disassembly of MIMG instructionsMatt Arsenault