summaryrefslogtreecommitdiff
path: root/test/CodeGen
AgeCommit message (Expand)Author
2017-12-11[PowerPC] Sign-extend negative constant storesNemanja Ivanovic
2017-12-11[ARM GlobalISel] Add test for a MOVTi16 pattern. NFCDiana Picus
2017-12-11[X86] Add fsgsbase schedule tests.Simon Pilgrim
2017-12-11[RISCV] Add custom CC_RISCV calling convention and improved call supportAlex Bradbury
2017-12-11[RISCV] Allow lowering of dynamic_stackalloc, stacksave, stackrestoreAlex Bradbury
2017-12-11[RISCV] Implement prolog and epilog insertionAlex Bradbury
2017-12-11[X86] Regenerate fsgsbase intrinsic tests. NFCI.Simon Pilgrim
2017-12-11[ARM] Use ADDCARRY / SUBCARRYRoger Ferrer Ibanez
2017-12-11[RISCV] Support lowering FrameIndexAlex Bradbury
2017-12-11[ARM GlobalISel] Add tests for PKHBT and PKHTBDiana Picus
2017-12-11[mips] Removal of microMIPS64R6Aleksandar Beserminji
2017-12-11[DAGCombiner] Support folding (mulhs/u X, 0)->0 for vectors.Craig Topper
2017-12-11[X86] Regenerate test with update_llc_test_checks.pyCraig Topper
2017-12-11[X86] Add a test case for masked scatter where the index needs to be legalize...Craig Topper
2017-12-10[X86] Add ROL/ROR schedule testsSimon Pilgrim
2017-12-10[X86] Add DIV/MUL/NEG/NOP/NOT/PAUSE schedule testsSimon Pilgrim
2017-12-10[X86] Add DEC/INC schedule testsSimon Pilgrim
2017-12-10[X86] Add INS/OUTS schedule testsSimon Pilgrim
2017-12-10[X86] Add CMPS/MOVS/SCAS/STOS schedule testsSimon Pilgrim
2017-12-10[X86] Add CMOV schedule testsSimon Pilgrim
2017-12-10[X86] Add BT/BTC/BTR/BTS schedule testsSimon Pilgrim
2017-12-10[X86] Rename some instructions that start with Int_ to have the _Int at the end.Craig Topper
2017-12-10[X86][X87] Fix typo in znver1 FIST/FISTT schedule patternsSimon Pilgrim
2017-12-10[X86][X87] Add missing x87 scheduler testsSimon Pilgrim
2017-12-10[X86] Rename some instructions from 'rb' to 'rrb' to make 'b' a proper suffix...Craig Topper
2017-12-10[X86] Add VCVTQQ2PS to the skylake server scheduler models.Craig Topper
2017-12-10[X86] Flag BroadWell scheduler model as completeSimon Pilgrim
2017-12-10Regenerate some AVX2+ scheduling tests that got missedSimon Pilgrim
2017-12-10Regenerate some scheduling tests that got missedSimon Pilgrim
2017-12-10[X86] Fix duplicate entries in skylake server scheduler model by changing Z12...Craig Topper
2017-12-10[X86] Add MOVQI2PQIrm, MOVSDmr, and MOVSDrm to scheduler informationCraig Topper
2017-12-10[X86] Correct the _Int part of more scheduler model instrexes. Put _b in the ...Craig Topper
2017-12-10[X86] Fix test case I failed ot update in r320279.Craig Topper
2017-12-10[X86] Fix bad regular expressions in the scheduler models. Question marks sho...Craig Topper
2017-12-09[AArch64] Improve loop unrolling performance on Cavium T99Joel Jones
2017-12-09[X86] Use KMOV instructions to zero upper bits of vectors when possible.Craig Topper
2017-12-09[X86] Improve lowering of vXi1 insert_subvectors to better utilize (insert_su...Craig Topper
2017-12-09[X86] Don't use getTargetConstant for all 0s and all 1s mask vector.Craig Topper
2017-12-09[X86] When inserting into the upper bits of a vXi1 vector, make sure we shift...Craig Topper
2017-12-09[AVR] Fix two CodeGen testsDylan McKay
2017-12-09[X86] Improve lowering of concats of mask vectors to better optimize zero vec...Craig Topper
2017-12-09Relax unaligned access assertion when type is byte alignedDylan McKay
2017-12-09[MachineOutliner] Outline callsJessica Paquette
2017-12-09Fix out-of-order stepping behavior in programs with sunk instructions.Paul Robinson
2017-12-08[WebAssembly] Reapply r319186: "Support bitcasted function addresses with var...Dan Gohman
2017-12-08[WebAssemby] Re-apply r320041: "Support main functions with alternate signatu...Dan Gohman
2017-12-08AMDGPU/GCN: Bring processors in sync with AMDGPUUsageKonstantin Zhuravlyov
2017-12-08[X86] Teach lowering to only let through (insert_subvector (vXi1 zeros), subv...Craig Topper
2017-12-08[X86][X87] Tag x87 float compare instructions scheduler classesSimon Pilgrim
2017-12-08AMDGPU: image_getlod and image_getresinfo do not read memoryMatt Arsenault
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-07 17:01:03 +0000