index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
X86
/
avx2-vector-shifts.ll
Age
Commit message (
Expand
)
Author
2017-12-07
[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.
Francis Visoiu Mistrih
2017-12-04
[CodeGen] Unify MBB reference format in both MIR and debug output
Francis Visoiu Mistrih
2017-11-28
[CodeGen] Print register names in lowercase in both MIR and debug output
Francis Visoiu Mistrih
2017-11-01
[X86][SSE] Truncate with PACKSS any input with sufficient sign-bits
Simon Pilgrim
2017-10-03
[X86][SSE] Add support for lowering shuffles to PACKSS/PACKUS
Simon Pilgrim
2017-07-27
[X86] SET0 to use XMM registers where possible PR26018 PR32862
Dinar Temirbulatov
2017-07-15
[X86][AVX] Regenerate tests with constant broadcast comments
Simon Pilgrim
2017-06-28
[X86][AVX2] Dropped -mcpu from avx2 arithmetic/intrinsics tests
Simon Pilgrim
2017-06-27
Updated and extended the information about each instruction in HSW and SNB to...
Gadi Haber
2017-02-05
[X86] In LowerTRUNCATE, create an ISD::VECTOR_SHUFFLE instead of explicitly c...
Craig Topper
2016-10-08
[X86][AVX2] Regenerate and add 32-bit tests to core tests
Simon Pilgrim
2016-07-15
[X86][AVX2] Improve lowerShuffleAsRepeatedMaskAndLanePermute permutation of 6...
Simon Pilgrim
2016-07-09
VirtRegMap: Replace some identity copies with KILL instructions.
Matthias Braun
2016-06-04
[X86][AVX2] Fix v16i16 SHL lowering (PR27730)
Simon Pilgrim
2016-05-25
[X86][AVX2] Regenerate avx2 vector shift tests
Simon Pilgrim
2015-06-11
[X86][SSE] Vectorized i8 and i16 shift operators
Simon Pilgrim
2015-06-05
[X86][AVX2] Added tests for v32i8 vector shifts
Simon Pilgrim
2015-05-25
[X86][AVX2] Vectorized i16 shift operators
Simon Pilgrim
2014-04-09
SelectionDAG: Don't constant fold target-specific nodes.
Jim Grosbach
2014-03-17
Make DAGCombiner work on vector bitshifts with constant splat vectors.
Matt Arsenault
2014-03-11
Fix undefined behavior in vector shift tests.
Matt Arsenault
2013-10-21
X86 vector element shift-by-immediate instructions take i8 immediates. Make
Lang Hames
2013-07-13
Convert CodeGen/*/*.ll tests to use the new CHECK-LABEL for easier debugging....
Stephen Lin
2013-07-12
X86: fold SSE2/AVX2 logical shift by immediate amount into zero vector when p...
Stephen Lin