index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
MIR
/
AArch64
Age
Commit message (
Expand
)
Author
2017-11-30
[CodeGen] Print "%vreg0" as "%0" in both MIR and debug output
Francis Visoiu Mistrih
2017-11-28
[mir] Print/Parse both MOLoad and MOStore when they occur together.
Daniel Sanders
2017-11-02
[AsmPrinterDwarf] Add support for .cfi_restore directive
Francis Visoiu Mistrih
2017-10-24
MIR: Print the register class or bank in vreg defs
Justin Bogner
2017-10-18
Canonicalize a large number of mir tests using update_mir_test_checks
Justin Bogner
2017-09-28
MIR: Serialize CaleeSavedInfo Restored flag
Matthias Braun
2017-07-20
Add an ID field to StackObjects
Matt Arsenault
2017-07-14
[AArch64][Falkor] Avoid HW prefetcher tag collisions (step 1)
Geoff Berry
2017-07-13
[MIR] Add support for printing and parsing target MMO flags
Geoff Berry
2017-07-11
Enhance synchscope representation
Konstantin Zhuravlyov
2017-06-06
Vivek Pandya
2017-06-06
CodeGen: Refactor MIR parsing
Matthias Braun
2017-02-13
MIR: parse & print the atomic parts of a MachineMemOperand.
Tim Northover
2017-01-18
MIRParser: Allow regclass specification on operand
Matthias Braun
2017-01-05
[AArch64] Fold some filled/spilled subreg COPYs
Geoff Berry
2016-12-22
[GlobalISel] More fix for the size vs. type typo. NFC.
Quentin Colombet
2016-12-09
Move .mir tests to appropriate directories
Matthias Braun
2016-11-21
[AArch64LoadStoreOptimizer] Don't treat write to XZR/WZR as a clobber.
Geoff Berry
2016-10-12
Add AArch64 unit tests
Diana Picus
2016-10-06
Move AArch64BranchRelaxation to generic code
Matt Arsenault
2016-09-27
[TargetRegisterInfo, AArch64] Add target hook for isConstantPhysReg().
Geoff Berry
2016-09-13
[AArch64] Simplify patchpoint/stackmap size test (r281301). NFC.
Ahmed Bougacha
2016-09-13
[AArch64] Support stackmap/patchpoint in getInstSizeInBytes
Diana Picus
2016-08-25
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compu...
Matthias Braun
2016-08-24
MIRParser/MIRPrinter: Compute HasInlineAsm instead of printing/parsing it
Matthias Braun
2016-08-24
MachineRegisterInfo/MIR: Initialize tracksSubRegLiveness early, do not print/...
Matthias Braun
2016-08-24
MIRParser/MIRPrinter: Compute isSSA instead of printing/parsing it.
Matthias Braun
2016-08-01
[AArch64] Return the correct size for TLSDESC_CALLSEQ
Diana Picus
2016-07-29
CodeGen: add new "intrinsic" MachineOperand kind.
Tim Northover
2016-07-26
MIRParser: Use shorter cfi identifiers
Matthias Braun
2016-07-21
[MIRTesting] Abort when failing to parse a function.
Quentin Colombet
2016-07-16
llc: Add support for -run-pass none
Matthias Braun
2016-07-13
[MIR] Fix one GlobalISel test case that I missed in r275314.
Quentin Colombet
2016-07-13
[MIR] Print on the given output instead of stderr.
Quentin Colombet
2016-06-08
[MIR] Check that generic virtual registers get a size.
Quentin Colombet
2016-03-31
[AArch64] Allow loads with imp-def to be handled in getMemOpBaseRegImmOfsWidth()
Jun Bum Lim
2016-03-28
fix CHECK_NEXT -> CHECK-NEXT
Sanjay Patel
2016-03-28
Introduce MachineFunctionProperties and the AllVRegsAllocated property
Derek Schuff
2016-03-25
[MachineCopyPropagation] Expose more dead copies across instructions with reg...
Jun Bum Lim
2016-02-19
When printing MIR, output to errs() rather than outs().
Justin Lebar
2015-08-20
MIR Serialization: Use the global value syntax for global value memory operands.
Alex Lorenz
2015-08-18
MIR Serialization: Serialize the operand's bit mask target flags.
Alex Lorenz
2015-08-17
MIR Serialization: Serialize the local offsets for the stack objects.
Alex Lorenz
2015-08-13
MIR Serialization: Change MIR syntax - use custom syntax for MBBs.
Alex Lorenz
2015-07-29
MIR Serialization: Serialize the '.cfi_def_cfa' CFI instruction.
Alex Lorenz
2015-07-29
MIR Parser: Parse multiple LHS register machine operands.
Alex Lorenz