index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
Age
Commit message (
Expand
)
Author
2017-12-11
LSR: Check more intrinsic pointer operands
Matt Arsenault
2017-12-11
Revert r320407 "[InstCombine] Fix PR35618: Instcombine hangs on single minmax...
Hans Wennborg
2017-12-11
[CodeGen] Improve the consistency of instruction fusion*
Evandro Menezes
2017-12-11
ASAN: Provide reliable debug info for local variables at -O0.
Adrian Prantl
2017-12-11
[PowerPC] Partially enable the ISEL expansion pass.
Tony Jiang
2017-12-11
[InstCombine] Fix PR35618: Instcombine hangs on single minmax load bitcast.
Alexey Bataev
2017-12-11
[Hexagon] Add support for Hexagon V65
Krzysztof Parzyszek
2017-12-11
[dwarfdump] Fix off-by-one bug in accelerator table extractor.
Jonas Devlieghere
2017-12-11
Normalize line endings. NFCI.
Simon Pilgrim
2017-12-11
[GlobalISel] Disable GISel for big endian.
Amara Emerson
2017-12-11
[X86] Add LWP schedule tests
Simon Pilgrim
2017-12-11
[MSan] Hotfix compilation
Alexander Potapenko
2017-12-11
[AMDGPU][MC][GFX9] Corrected encoding of ttmp registers, disabled tba/tma
Dmitry Preobrazhensky
2017-12-11
[DAGCombiner] protect against an infinite loop between shl <--> mul (PR35579)
Sanjay Patel
2017-12-11
[MSan] introduce getShadowOriginPtr(). NFC.
Alexander Potapenko
2017-12-11
[Hexagon] Crash in instruction selection for insert_vector_elt for HVX
Krzysztof Parzyszek
2017-12-11
[PowerPC] Sign-extend negative constant stores
Nemanja Ivanovic
2017-12-11
[DAGCombiner] Add combined indexed load to the work list
Nemanja Ivanovic
2017-12-11
[RISCV] Add custom CC_RISCV calling convention and improved call support
Alex Bradbury
2017-12-11
[RISCV] Allow lowering of dynamic_stackalloc, stacksave, stackrestore
Alex Bradbury
2017-12-11
[RISCV] Implement prolog and epilog insertion
Alex Bradbury
2017-12-11
[ARM] Use ADDCARRY / SUBCARRY
Roger Ferrer Ibanez
2017-12-11
[RISCV] Support lowering FrameIndex
Alex Bradbury
2017-12-11
[mips] Removal of microMIPS64R6
Aleksandar Beserminji
2017-12-11
[AVR] Implement some missing code paths
Dylan McKay
2017-12-11
[AVR] Fix incorrectly-calculated AVRMCExpr evaluations
Dylan McKay
2017-12-11
[DAGCombiner] Support folding (mulhs/u X, 0)->0 for vectors.
Craig Topper
2017-12-11
[DAGCombiner] Reuse existing SDLoc variable instead of creating a new one. NFC
Craig Topper
2017-12-10
[X86] Add VCOMISDZrr, VCOMISSZrr, VUCOMISDZrr, and VUCOMISSZrr to the skylake...
Craig Topper
2017-12-10
[X86] Rename some instructions that start with Int_ to have the _Int at the end.
Craig Topper
2017-12-10
[X86][X87] Fix typo in znver1 FIST/FISTT schedule patterns
Simon Pilgrim
2017-12-10
[X86] Rename some instructions from 'rb' to 'rrb' to make 'b' a proper suffix...
Craig Topper
2017-12-10
[X86] Add VCVTQQ2PS to the skylake server scheduler models.
Craig Topper
2017-12-10
[X86] Add VPMULLWZ256 to the skylake server scheduler model
Craig Topper
2017-12-10
[X86] Add 256/512-bit EVEX VPSADBW instructions to skylake server scheduler m...
Craig Topper
2017-12-10
[X86] Fix a few instructions that were named Z512 instead of just Z.
Craig Topper
2017-12-10
[X86] Add VPSRLWZrr to skylake server scheduler model.
Craig Topper
2017-12-10
[X86] Add VPUNPCKLWDZrr to skylake server scheduler model.
Craig Topper
2017-12-10
[X86] Adjust tablegen includes so we can use Instructions in scheduler models...
Craig Topper
2017-12-10
[SimplifyLibCalls] propagate FMF when folding pow(x, -1.0) call
Sanjay Patel
2017-12-10
[SimplifyLibCalls] propagate FMF when folding pow(x, 2.0) call (PR35601)
Sanjay Patel
2017-12-10
[X86] Flag BroadWell scheduler model as complete
Simon Pilgrim
2017-12-10
Strip trailing whitespace. NFCI.
Simon Pilgrim
2017-12-10
[X86] Flag ZNVER1 scheduler model as complete
Simon Pilgrim
2017-12-10
[X86] Flag SLM scheduler model as complete
Simon Pilgrim
2017-12-10
[X86][AVX[ Tag VZEROALL/VZEROUPPER instructions scheduler classes
Simon Pilgrim
2017-12-10
[X86] Tag SSE4A instructions as SSE INTALU scheduler classes
Simon Pilgrim
2017-12-10
[X86] Flag BTVER2 scheduler model as complete
Simon Pilgrim
2017-12-10
[X86] Tag ADJSTACK instructions as INTALU scheduler class
Simon Pilgrim
2017-12-10
[SCEV] Fix wrong Equal predicate created in getAddRecForPhiWithCasts
Dorit Nuzman
[prev]
[next]