index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
Age
Commit message (
Expand
)
Author
2017-12-19
Fix Wasm as a follow up to r321035 and the other one
Reid Kleckner
2017-12-19
TargetLoweringBase: Followup to r321035
Matthias Braun
2017-12-19
TargetLowering: Fix InitLibcallCallingConvs() overriding things set in InitLi...
Matthias Braun
2017-12-18
TargetLoweringBase: Remove unnecessary watchos exception; NFC
Matthias Braun
2017-12-18
[X86] Don't use NOPL when the assembler is passed an empty CPU string.
Craig Topper
2017-12-18
LiveStacks: Rename LiveStack.{h|cpp} to LiveStacks.{h|cpp}; NFC
Matthias Braun
2017-12-18
X86/AArch64/ARM: Factor out common sincos_stret logic; NFCI
Matthias Braun
2017-12-18
AArch64/X86: Factor out common bzero logic; NFC
Matthias Braun
2017-12-18
[Hexagon] Cache loads to select to avoid traversing mutating DAG
Krzysztof Parzyszek
2017-12-18
Revert part of r321026 "[X86] Don't use NOPL when the assembler is passed an ...
Craig Topper
2017-12-18
Fix buffer overrun in WindowsResourceCOFFWriter::writeSymbolTable()
Bob Haarman
2017-12-18
[MachineOutliner][NFC] Gardening: use std::any_of instead of bool + loop
Jessica Paquette
2017-12-18
[X86] Don't use NOPL when the assembler is passed an empty CPU string. Update...
Craig Topper
2017-12-18
Revert "[AArch64][SVE] Asm" changes, they broke libjpeg_turbo
Reid Kleckner
2017-12-18
[Analysis] Generate more precise TBAA tags when one access encloses the other
Ivan A. Kosarev
2017-12-18
[PGO] Fix handling of cold entry count for instrumented PGO
Teresa Johnson
2017-12-18
Fix more inconsistent line endings. NFC.
Dimitry Andric
2017-12-18
[X86] Minor formatting fix to getHostCPUFeatures. NFC
Craig Topper
2017-12-18
[MachineOutliner] Recommit r320229
Jessica Paquette
2017-12-18
[PPC] Also disable the pre-emit version of reg+reg to reg+imm transformation.
Benjamin Kramer
2017-12-18
Recommit "[DWARFv5] Dump an MD5 checksum in the line-table header."
Paul Robinson
2017-12-18
[PPC] Disable reg+reg to reg+imm transformation.
Benjamin Kramer
2017-12-18
Fix inconsistent line endings in HexagonVectorLoopCarriedReuse.cpp. NFC.
Dimitry Andric
2017-12-18
[Hexagon] Higher versions of HVX imply presence of lower versions
Krzysztof Parzyszek
2017-12-18
[IR] Support the new TBAA metadata format in IR verifier
Ivan A. Kosarev
2017-12-18
Fix inconsistent line endings in ARCDisassembler.cpp. NFC.
Dimitry Andric
2017-12-18
i[Hexagon] ANY_EXTEND_VECTOR_INREG should be Custom, not Legal in r321004
Krzysztof Parzyszek
2017-12-18
[Hexagon] Generate HVX code for vector sign-, zero- and any-extends
Krzysztof Parzyszek
2017-12-18
[Hexagon] Prefer to widen HVX vectors instead of promoting
Krzysztof Parzyszek
2017-12-18
Removed unused DominanceFrontier
Matt Arsenault
2017-12-18
[PGO] add MST min edge selection heuristic to ensure non-zero entry count
Xinliang David Li
2017-12-18
[YAML] Add support for non-printable characters
Francis Visoiu Mistrih
2017-12-18
[IR] Add MDBuilder helpers for the new TBAA metadata format
Ivan A. Kosarev
2017-12-18
[AArch64][SVE] Asm: Improve diagnostics further when +sve is not specified
Sander de Smalen
2017-12-18
Reland "[mips] Fix the target specific instruction verifier"
Simon Dardis
2017-12-18
[Memcpy Loop Lowering] Remove the fixed int8 lowering.
Sean Fertile
2017-12-18
[LVI] Support for ashr in LVI
Max Kazantsev
2017-12-18
[ARM GlobalISel] Fix G_(UN)MERGE_VALUES handling after r319524
Diana Picus
2017-12-18
[ConstantRange] Support for ashr in ConstantRange computation
Max Kazantsev
2017-12-18
Revert "[mips] Fix the target specific instruction verifier"
Simon Dardis
2017-12-18
[mips] Fix the target specific instruction verifier
Simon Dardis
2017-12-18
[AArch64][SVE] Asm: Add ZIP1/ZIP2 instructions (predicate/data vectors)
Sander de Smalen
2017-12-18
[AArch64][SVE] Asm: Add SVE predicate register definitions and parsing support
Sander de Smalen
2017-12-18
[ThinLTO] Remove unused code
Eugene Leviant
2017-12-18
AArch64: work around how Cyclone handles "movi.2d vD, #0".
Tim Northover
2017-12-18
[TargetLibraryInfo] Discard library functions with incorrectly sized integers
Igor Laevsky
2017-12-18
[DAGCombine] Move AND nodes to multiple load leaves
Sam Parker
2017-12-18
[NFC][CodeGen][ExpandMemCmp] Fix documentation.
Clement Courbet
2017-12-18
[SROA] Disable non-whole-alloca splits by default
Hiroshi Inoue
2017-12-18
[X86] Fix mistake that I made when splitting up the setOperationAction calls ...
Craig Topper
[next]