summaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2017-03-10[APInt] Add APInt::insertBits() method to insert an APInt into a larger APIntSimon Pilgrim
2017-03-10[mips][msa] Accept more values for constant splatsSimon Dardis
2017-03-10imm_comp_XFORM (defined in ARMInstrThumb.td) duplicates imm_not_XFORM (define...Artyom Skrobov
2017-03-10Refactor the multiply-accumulate combines to act onArtyom Skrobov
2017-03-10For Thumb1, lower ADDC/ADDE/SUBC/SUBE via the glueless ARMISD nodes,Artyom Skrobov
2017-03-09[WebAssembly] Fix the opcode numbers for floating-point le and gt.Dan Gohman
2017-03-09[Hexagon] Fixes to the bitsplit generationKrzysztof Parzyszek
2017-03-09[Hexagon] Refactor the DAG preprocessing code, NFCKrzysztof Parzyszek
2017-03-09[Hexagon] Add -mhvx option to the Hexagon backendKrzysztof Parzyszek
2017-03-09[Hexagon] Propagate zext of i1 into arithmetic code in selection DAGKrzysztof Parzyszek
2017-03-09[X86][SSE] Speed up constant pool shuffle mask decoding with direct copy (PR3...Simon Pilgrim
2017-03-09[mips] Revert fixes for PR32020.Simon Dardis
2017-03-09[ARM] remove FIXMEs and add vcmp MC testSjoerd Meijer
2017-03-09[mips] Fix return loweringSimon Dardis
2017-03-09AMDGPU/SI: Disable unrolling in the loop vectorizer if the loop is not vector...Changpeng Fang
2017-03-08[Hexagon] Use correct offset when extracting from the high wordKrzysztof Parzyszek
2017-03-08[Sparc] Check register use with isPhysRegUsed() instead of reg_nodbg_empty()Daniel Cederman
2017-03-08[X86][SSE] combineX86ShufflesRecursively can handle shuffle masks up to 64 el...Simon Pilgrim
2017-03-08Revert "Revert "[PowerPC][ELFv2ABI] Allocate parameter area on-demand to redu...Tim Shen
2017-03-08[NVPTX] Remove unnecessary isImageReadoOnly(), isImageWriteOnly(), & isImageR...Justin Lebar
2017-03-08AMDGPU: Don't wait at end of block with a trivial successorMatt Arsenault
2017-03-08AMDGPU: Constant fold rcp nodeMatt Arsenault
2017-03-07AMDGPU/SI: Do not insert EndCf in an unreachable blockChangpeng Fang
2017-03-07Recommit: [globalisel] Change LLT constructor string into an LLT-based object...Daniel Sanders
2017-03-07[Hexagon] Check for presence before looking registers up in bit trackerKrzysztof Parzyszek
2017-03-07[Hexagon] Generate bitsplit instructionKrzysztof Parzyszek
2017-03-07[NVPTX] Fixed lowering of unaligned loads/stores of f16 scalars and vectors.Artem Belevich
2017-03-07[AArch64] Vulcan is now ThunderXT99Joel Jones
2017-03-07Revert r297177: Change LLT constructor string into an LLT-based object ...Daniel Sanders
2017-03-07[X86] Add option to specify preferable loop alignmentSanjoy Das
2017-03-07[globalisel] Change LLT constructor string into an LLT-based object that know...Daniel Sanders
2017-03-07[ARM] Correct handling of LSL #0 in an IT blockJohn Brawn
2017-03-07[Hexagon] Do not insert instructions before PHI nodesKrzysztof Parzyszek
2017-03-07[ARM] Reapply r296865 "[ARM] fpscr read/write intrinsics not aware of each ot...Ranjeet Singh
2017-03-07[SystemZ] Add check VT.isSimple() in canTreateAsByteVector()Jonas Paulsson
2017-03-07In Thumb1, materialize a move between low registers as a `movs`, if CPSR isn'...Artyom Skrobov
2017-03-07[X86][AVX512] Adding new LLVM TableGen backend which generates the EVEX2VEX c...Ayman Musa
2017-03-07[X86][AVX512] Add missing entries to EVEX2VEX tablesAyman Musa
2017-03-07Revert "[PowerPC][ELFv2ABI] Allocate parameter area on-demand to reduce stack...Tim Shen
2017-03-07Revert "AMDGPU: Set MCAsmInfo::PointerSize"Konstantin Zhuravlyov
2017-03-06GlobalISel: restrict G_EXTRACT instruction to just one operand.Tim Northover
2017-03-06[Outliner] Fixed Asan bot failure in r296418Jessica Paquette
2017-03-06[AArch64][Redundant Copy Elim] Add support for CMN and shifted imm.Chad Rosier
2017-03-06AMDGPU/R600: Fix ALU clause markers use detectionJan Vesely
2017-03-06[X86] Fix arg copy elision for illegal typesReid Kleckner
2017-03-06[Hexagon] Early-if-convert branches that may exit the loopKrzysztof Parzyszek
2017-03-06[Hexagon] Mark dead defs as <dead> in expand-condsetsKrzysztof Parzyszek
2017-03-06[Hexagon] Pick a dot-old instruction that matches the architectureKrzysztof Parzyszek
2017-03-06[PowerPC] Fix failure with STBRX when store is narrower than the bswapNemanja Ivanovic
2017-03-05[X86] Silence GCC enum compare warning.Benjamin Kramer