index
:
ampere-computing/llvm.git
release_60-f1b37feef3d-amp-20180630
release_70-e8af9b4c407-amp-20181130
LLVM including Ampere Computing toolchain specific patches
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
AArch64
Age
Commit message (
Expand
)
Author
2018-04-17
Merging r329761:
Tom Stellard
2018-02-26
Fix an unused variable warning in non-assert builds
Hans Wennborg
2018-02-21
[AArch64][GlobalISel] Support G_INSERT/G_EXTRACT of types < s32 bits.
Hans Wennborg
2018-02-20
Merging r325550:
Hans Wennborg
2018-02-20
Merging r325463:
Hans Wennborg
2018-02-20
Merging r324110:
Hans Wennborg
2018-01-31
Merging r323810:
Hans Wennborg
2018-01-25
Merging r323369 and r323371:
Hans Wennborg
2018-01-22
Merging r322878:
Hans Wennborg
2018-01-03
[AArch64][SVE] Asm: Add restricted register classes for SVE predicate vectors.
Sander de Smalen
2018-01-03
Thread MCSubtargetInfo through Target::createMCAsmBackend
Alex Bradbury
2018-01-02
[AArch64][GlobalISel] Enable GlobalISel at -O0 by default
Amara Emerson
2018-01-02
[AArch64][AsmParser] Add isScalarReg() and repurpose isReg()
Sander de Smalen
2018-01-01
[SelectionDAG][X86][AArch64] Require targets to specify the promotion type wh...
Craig Topper
2017-12-27
[AArch64] Change order of candidate FMLS patterns
Matthew Simpson
2017-12-22
(Re-landing) Expose a TargetMachine::getTargetTransformInfo function
Sanjoy Das
2017-12-21
Revert "Expose a TargetMachine::getTargetTransformInfo function"
Sanjoy Das
2017-12-21
Expose a TargetMachine::getTargetTransformInfo function
Sanjoy Das
2017-12-20
[AArch64][SVE] Re-submit patch series for ZIP1/ZIP2
Sander de Smalen
2017-12-20
AArch64: fix one more place movi.2d could be created.
Tim Northover
2017-12-20
[AArch64] Asm: Fix parsing of register aliases that have a name starting with...
Sander de Smalen
2017-12-20
[AArch64] CCSIDR2 system register
Sam Parker
2017-12-20
[AArch64] Implement stack probing for windows
Martin Storsjo
2017-12-19
Silence a bunch of implicit fallthrough warnings
Adrian Prantl
2017-12-18
X86/AArch64/ARM: Factor out common sincos_stret logic; NFCI
Matthias Braun
2017-12-18
AArch64/X86: Factor out common bzero logic; NFC
Matthias Braun
2017-12-18
[MachineOutliner][NFC] Gardening: use std::any_of instead of bool + loop
Jessica Paquette
2017-12-18
Revert "[AArch64][SVE] Asm" changes, they broke libjpeg_turbo
Reid Kleckner
2017-12-18
[MachineOutliner] Recommit r320229
Jessica Paquette
2017-12-18
[AArch64][SVE] Asm: Improve diagnostics further when +sve is not specified
Sander de Smalen
2017-12-18
[AArch64][SVE] Asm: Add ZIP1/ZIP2 instructions (predicate/data vectors)
Sander de Smalen
2017-12-18
[AArch64][SVE] Asm: Add SVE predicate register definitions and parsing support
Sander de Smalen
2017-12-18
AArch64: work around how Cyclone handles "movi.2d vD, #0".
Tim Northover
2017-12-15
MachineFunction: Return reference from getFunction(); NFC
Matthias Braun
2017-12-15
[AArch64] Fix typo in the ASIMD instruction optimization pass
Evandro Menezes
2017-12-15
[CodeGen] Print stack object references as %(fixed-)stack.0 in both MIR and d...
Francis Visoiu Mistrih
2017-12-14
[AArch64] Test patch
Evandro Menezes
2017-12-14
TLI: Allow using PSV for intrinsic mem operands
Matt Arsenault
2017-12-14
[SimplifyCFG] don't sink common insts too soon (PR34603)
Sanjay Patel
2017-12-14
DAG: Expose all MMO flags in getTgtMemIntrinsic
Matt Arsenault
2017-12-14
Re-commit: [TableGen] AsmMatcher: Fix bug with reported diagnostic for operand.
Sander de Smalen
2017-12-14
Remove redundant includes from lib/Target/AArch64.
Fedor Sergeev
2017-12-13
Recover some overzealously removed includes.
Michael Zolotukhin
2017-12-13
Remove redundant includes from lib/Target/AArch64.
Michael Zolotukhin
2017-12-13
Reverted r320229. It broke tests on builder llvm-clang-x86_64-expensive-check...
Galina Kistanova
2017-12-13
Rename LiveIntervalAnalysis.h to LiveIntervals.h
Matthias Braun
2017-12-09
[AArch64] Improve loop unrolling performance on Cavium T99
Joel Jones
2017-12-09
[MachineOutliner] Outline calls
Jessica Paquette
2017-12-08
[AArch64] Rename AArch64VecorByElementOpt.cpp into AArch64SIMDInstrOpt.cpp to...
Abderrazek Zaafrani
2017-12-08
[AArch64] Avoid SIMD interleaved store instruction for Exynos.
Abderrazek Zaafrani
[next]