diff options
author | Evandro Menezes <e.menezes@samsung.com> | 2017-12-08 21:09:59 +0000 |
---|---|---|
committer | Evandro Menezes <e.menezes@samsung.com> | 2017-12-08 21:09:59 +0000 |
commit | 789bf2ab8bbea231d5bef3314abcf6be50ad4129 (patch) | |
tree | 99c7deb0aa7318cf5ee1d0e6a016da7912e05e0f /unittests | |
parent | 88dc9581626e8547646a183ec8394798993e6162 (diff) |
[AArch64] Add Exynos to host detection
Differential revision: https://reviews.llvm.org/D40985
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@320195 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'unittests')
-rw-r--r-- | unittests/Support/Host.cpp | 31 |
1 files changed, 31 insertions, 0 deletions
diff --git a/unittests/Support/Host.cpp b/unittests/Support/Host.cpp index 23200fdbbc7..736b04c2049 100644 --- a/unittests/Support/Host.cpp +++ b/unittests/Support/Host.cpp @@ -139,6 +139,37 @@ Hardware : Qualcomm Technologies, Inc MSM8992 EXPECT_EQ(sys::detail::getHostCPUNameForARM(MSM8992ProcCpuInfo), "cortex-a53"); + + // Exynos big.LITTLE weirdness + const std::string ExynosProcCpuInfo = R"( +processor : 0 +Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 +CPU implementer : 0x41 +CPU architecture: 8 +CPU variant : 0x0 +CPU part : 0xd03 + +processor : 1 +Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 +CPU implementer : 0x53 +CPU architecture: 8 +)"; + + // Verify default for Exynos. + EXPECT_EQ(sys::detail::getHostCPUNameForARM(ExynosProcCpuInfo + + "CPU variant : 0xc\n" + "CPU part : 0xafe"), + "exynos-m1"); + // Verify Exynos M1. + EXPECT_EQ(sys::detail::getHostCPUNameForARM(ExynosProcCpuInfo + + "CPU variant : 0x1\n" + "CPU part : 0x001"), + "exynos-m1"); + // Verify Exynos M2. + EXPECT_EQ(sys::detail::getHostCPUNameForARM(ExynosProcCpuInfo + + "CPU variant : 0x4\n" + "CPU part : 0x001"), + "exynos-m2"); } #if defined(__APPLE__) |