summaryrefslogtreecommitdiff
path: root/tools
diff options
context:
space:
mode:
authorAndrea Di Biagio <Andrea_DiBiagio@sn.scee.net>2018-08-01 10:49:01 +0000
committerAndrea Di Biagio <Andrea_DiBiagio@sn.scee.net>2018-08-01 10:49:01 +0000
commit7dce6b6631cb1cac6cd5e531a355cc94ea368ad9 (patch)
tree4e8864cd278d6e3607ccc978d04f2c57f276c2f1 /tools
parent122a371c30afadaad9d90e0a71e71015389b23e2 (diff)
[llvm-mca] Improve code comments. NFC.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@338513 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'tools')
-rw-r--r--tools/llvm-mca/DispatchStage.h2
-rw-r--r--tools/llvm-mca/RetireControlUnit.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/tools/llvm-mca/DispatchStage.h b/tools/llvm-mca/DispatchStage.h
index f21789a29c5..4262a241c08 100644
--- a/tools/llvm-mca/DispatchStage.h
+++ b/tools/llvm-mca/DispatchStage.h
@@ -38,7 +38,7 @@ class Scheduler;
// the following conditions are met:
// 1) There are enough entries in the reorder buffer (see class
// RetireControlUnit) to write the opcodes associated with the instruction.
-// 2) There are enough temporaries to rename output register operands.
+// 2) There are enough physical registers to rename output register operands.
// 3) There are enough entries available in the used buffered resource(s).
//
// The number of micro opcodes that can be dispatched in one cycle is limited by
diff --git a/tools/llvm-mca/RetireControlUnit.h b/tools/llvm-mca/RetireControlUnit.h
index 3530ff21ba0..8acc8bcc98f 100644
--- a/tools/llvm-mca/RetireControlUnit.h
+++ b/tools/llvm-mca/RetireControlUnit.h
@@ -31,7 +31,7 @@ namespace mca {
/// this RetireControlUnit (RCU) gets notified.
///
/// On instruction retired, register updates are all architecturally
-/// committed, and any temporary registers originally allocated for the
+/// committed, and any physicall registers previously allocated for the
/// retired instruction are freed.
struct RetireControlUnit : public HardwareUnit {
// A RUToken is created by the RCU for every instruction dispatched to the