diff options
author | Alex Bradbury <asb@lowrisc.org> | 2017-12-07 09:51:55 +0000 |
---|---|---|
committer | Alex Bradbury <asb@lowrisc.org> | 2017-12-07 09:51:55 +0000 |
commit | 2bd791038b53582293a9a6e9704af1c790f2f0b7 (patch) | |
tree | d737d97cc50b4069d5d4fff00abcc59806fa688e /test/TableGen | |
parent | 1d4832bccf885b1a592834018545343a56efec4a (diff) |
[TableGen] Give the option of tolerating duplicate register names
A number of architectures re-use the same register names (e.g. for both 32-bit
FPRs and 64-bit FPRs). They are currently unable to use the tablegen'erated
MatchRegisterName and MatchRegisterAltName, as tablegen (when built with
asserts enabled) will fail.
When the AllowDuplicateRegisterNames in AsmParser is set, duplicated register
names will be tolerated. A backend can then coerce registers to the desired
register class by (for instance) implementing validateTargetOperandClass.
At least the in-tree Sparc backend could benefit from this, as does RISC-V
(single and double precision floating point registers).
Differential Revision: https://reviews.llvm.org/D39845
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@320018 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/TableGen')
-rw-r--r-- | test/TableGen/AllowDuplicateRegisterNames.td | 86 |
1 files changed, 86 insertions, 0 deletions
diff --git a/test/TableGen/AllowDuplicateRegisterNames.td b/test/TableGen/AllowDuplicateRegisterNames.td new file mode 100644 index 00000000000..2ba63c434ca --- /dev/null +++ b/test/TableGen/AllowDuplicateRegisterNames.td @@ -0,0 +1,86 @@ +// RUN: llvm-tblgen -gen-asm-matcher -I %p/../../include %s | FileCheck %s + +// Check that MatchRegisterName and MatchRegisterAltName are generated +// correctly when multiple registers are defined with the same name and +// AllowDuplicateRegisterNames is set. + +include "llvm/Target/Target.td" + +def ArchInstrInfo : InstrInfo; + +def ArchAsmParser : AsmParser { + let AllowDuplicateRegisterNames = 1; + let ShouldEmitMatchRegisterAltName = 1; +} + +def Arch : Target { + let InstructionSet = ArchInstrInfo; + let AssemblyParsers = [ArchAsmParser]; +} + +let Namespace = "Arch" in { +class ArchReg<string n, list <string> alt, list <RegAltNameIndex> altidx> + : Register<n> { + let AltNames = alt; + let RegAltNameIndices = altidx; +} + +def ABIRegAltName : RegAltNameIndex; + +foreach i = 0-3 in { + def R#i#_32 : ArchReg<"r"#i, ["x"#i], [ABIRegAltName]>; + def R#i#_64 : ArchReg<"r"#i, ["x"#i], [ABIRegAltName]>; +} +} // Namespace = "Arch" + +def GPR32 : RegisterClass<"Arch", [i32], 32, (add + (sequence "R%u_32", 0, 3) +)>; + +def GPR64 : RegisterClass<"Arch", [i64], 64, (add + (sequence "R%u_64", 0, 3) +)>; + +// CHECK: static unsigned MatchRegisterName(StringRef Name) { +// CHECK: switch (Name.size()) { +// CHECK: default: break; +// CHECK: case 2: // 8 strings to match. +// CHECK: if (Name[0] != 'r') +// CHECK: break; +// CHECK: switch (Name[1]) { +// CHECK: default: break; +// CHECK: case '0': // 2 strings to match. +// CHECK: return 1; // "r0" +// CHECK: case '1': // 2 strings to match. +// CHECK: return 3; // "r1" +// CHECK: case '2': // 2 strings to match. +// CHECK: return 5; // "r2" +// CHECK: case '3': // 2 strings to match. +// CHECK: return 7; // "r3" +// CHECK: } +// CHECK: break; +// CHECK: } +// CHECK: return 0; +// CHECK: } + +// CHECK: static unsigned MatchRegisterAltName(StringRef Name) { +// CHECK: switch (Name.size()) { +// CHECK: default: break; +// CHECK: case 2: // 8 strings to match. +// CHECK: if (Name[0] != 'x') +// CHECK: break; +// CHECK: switch (Name[1]) { +// CHECK: default: break; +// CHECK: case '0': // 2 strings to match. +// CHECK: return 1; // "x0" +// CHECK: case '1': // 2 strings to match. +// CHECK: return 3; // "x1" +// CHECK: case '2': // 2 strings to match. +// CHECK: return 5; // "x2" +// CHECK: case '3': // 2 strings to match. +// CHECK: return 7; // "x3" +// CHECK: } +// CHECK: break; +// CHECK: } +// CHECK: return 0; +// CHECK: } |