diff options
author | Sean Fertile <sfertile@ca.ibm.com> | 2017-10-27 04:02:51 +0000 |
---|---|---|
committer | Sean Fertile <sfertile@ca.ibm.com> | 2017-10-27 04:02:51 +0000 |
commit | 53b3cd421ee51059048673af439ac801fdacc27e (patch) | |
tree | 8afdf24c337b598d3fb19d345c5bb50fee57dcda /test/CodeGen/PowerPC | |
parent | 16267f1cbc65006943baa5e515ff9435ff83e471 (diff) |
Add subclass data to the FoldingSetNode for MemIntrinsicSDNodes.
Not having the subclass data on an MemIntrinsicSDNodes means it was possible
to try to fold 2 nodes with the same operands but differing MMO flags. This
would trip an assertion when trying to refine the alignment between the 2
MachineMemOperands.
Differential Revision: https://reviews.llvm.org/D38898
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@316737 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/PowerPC')
-rw-r--r-- | test/CodeGen/PowerPC/MMO-flags-assertion.ll | 37 |
1 files changed, 37 insertions, 0 deletions
diff --git a/test/CodeGen/PowerPC/MMO-flags-assertion.ll b/test/CodeGen/PowerPC/MMO-flags-assertion.ll new file mode 100644 index 00000000000..ab9f76f4609 --- /dev/null +++ b/test/CodeGen/PowerPC/MMO-flags-assertion.ll @@ -0,0 +1,37 @@ +; RUN: llc < %s -mtriple powerpc64le-unknown-linux-gnu + +; void llvm::MachineMemOperand::refineAlignment(const llvm::MachineMemOperand*): +; Assertion `MMO->getFlags() == getFlags() && "Flags mismatch !"' failed. + +declare void @_Z3fn11F(%class.F* byval align 8) local_unnamed_addr +declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture writeonly, i8* nocapture readonly, i64, i32, i1) +declare signext i32 @_ZN1F11isGlobalRegEv(%class.F*) local_unnamed_addr +declare void @llvm.lifetime.start.p0i8(i64, i8* nocapture) +declare void @_Z10EmitLValuev(%class.F* sret) local_unnamed_addr +declare void @llvm.lifetime.end.p0i8(i64, i8* nocapture) + +%class.F = type { i32, i64, i8, [64 x i8], i8, i32* } + +define signext i32 @_Z29EmitOMPAtomicSimpleUpdateExpr1F(%class.F* byval align 8 %p1) local_unnamed_addr { +entry: + call void @_Z3fn11F(%class.F* byval nonnull align 8 %p1) + %call = call signext i32 @_ZN1F11isGlobalRegEv(%class.F* nonnull %p1) + ret i32 %call +} + +define void @_Z3fn2v() local_unnamed_addr { +entry: + %agg.tmp1 = alloca %class.F, align 8 + %XLValue = alloca %class.F, align 8 + %0 = bitcast %class.F* %XLValue to i8* + call void @llvm.lifetime.start.p0i8(i64 96, i8* nonnull %0) + call void @_Z10EmitLValuev(%class.F* nonnull sret %XLValue) + %1 = bitcast %class.F* %agg.tmp1 to i8* + call void @llvm.lifetime.start.p0i8(i64 96, i8* nonnull %1) + call void @llvm.memcpy.p0i8.p0i8.i64(i8* nonnull %1, i8* nonnull %0, i64 96, i32 8, i1 false) + call void @_Z3fn11F(%class.F* byval nonnull align 8 %XLValue) + %call.i = call signext i32 @_ZN1F11isGlobalRegEv(%class.F* nonnull %agg.tmp1) + call void @llvm.lifetime.end.p0i8(i64 96, i8* nonnull %1) + call void @llvm.lifetime.end.p0i8(i64 96, i8* nonnull %0) + ret void +} |