summaryrefslogtreecommitdiff
path: root/test/CodeGen/Mips/emergency-spill-slot-near-fp.ll
diff options
context:
space:
mode:
authorTim Shen <timshen91@gmail.com>2017-06-17 01:25:34 +0000
committerTim Shen <timshen91@gmail.com>2017-06-17 01:25:34 +0000
commit253e52662d9dde1e1219db29615f7c6ae97e2270 (patch)
treee1e4ed4d89762da7fe51b7eb41abdc402e745794 /test/CodeGen/Mips/emergency-spill-slot-near-fp.ll
parent1cea15532e77255c6894e6be156e24dbf1e959dd (diff)
[PPC] Remove isBarrier from CFENCE8's definition.
Summary: This is my misunderstanding on isBarrier. It's not for memory barriers, but for other control flow purposes. lwsync doesn't have it either. This fixes a simple crash with -verify-machineinstrs like below: define void @Foo() { entry: %tmp = load atomic i64, i64* undef acquire, align 8 unreachable } I deliberately don't want to check in the test, since there is little chance to regress on such a mistake. Such a test adds noise to the code base. I plan to check in first, since it fixes a crash, and the fix is obvious. Reviewers: kbarton, echristo Subscribers: sanjoy, nemanjai, hiraditya, llvm-commits Differential Revision: https://reviews.llvm.org/D34314 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@305624 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/Mips/emergency-spill-slot-near-fp.ll')
0 files changed, 0 insertions, 0 deletions